Lattice Semiconductor Ships Over 25 Million MachXO PLDs

By pur, Thursday, December 3rd, 2009
Category: Module, SoM, Programmable Logic

The MachXO family of non-volatile infinitely reconfigurable Programmable Logic Devices (PLDs) is designed for applications traditionally implemented using CPLDs or low-density FPGAs. Widely adopted in a broad range of applications that require general purpose I/O expansion, interface bridging and power-up management functions, MachXO PLDs offer the benefits of increased system integration by providing embedded memory, built-in PLLs, high performance LVDS I/O, remote field upgrade (TransFRTM technology) and a low power sleep mode, all in a single-device. Designed for a broad range of low density applications including system control designs, the MachXO PLD family is used in a variety of end markets including consumer, automotive, communications, computing, industrial and medical. The MachXO PLD family’s system integration benefits have fueled its increasing adoption in a wide range of low-density applications that require general purpose I/O expansion, interface bridging and power-up management functions. The MachXO PLD family offers customers an “All-in-One-PLD” by providing distributed and embedded memory, built-in PLLs, high performance LVDS I/O, remote field upgrade (TransFRTM technology) and a low power sleep mode, all in a single device…

machXo Mini Development Kit

 advertisement

machXo Control Development Kit

MachXO PROGRAMMABLE LOGIC DEVICE
(Pictures: Lattice Semiconductor)


Related posts:

  1. Lattice Announces Fifteen New Reference Designs and New $59 Development Kit for MachXO Mini Development Kit
  2. Lattice Semiconductor Announces Samples of Lattice ECP3-150 FPGA
  3. Lattice Semiconductor Announces ispLEVER Classic v1.2 Design Tool Suite
  4. Lattice Semiconductor Launches 65nm LatticeECP3 FPGA Family Third Generation High Value FPGA’s
  5. Lattice Semiconductor Announces Automotive Temperature Qualified (AEC-Q100) Low-Cost Chip Scale 132 BGA Packaging for the Non-Volatile LatticeXP2 FPGA Family
Search terms:

power sleep mode, million machxo plds