National Semiconductor Announces SP16160CH1RB, Wireless Basestation IF Sampling Receiver Reference Design Board

By pur, Tuesday, October 20th, 2009
Category: Reference Design, Semiconductor, Single Board Computer, SBC, Wireless

The SP16160CH1RB is intermediate frequency (IF) receiver reference design for multi-carrier, multi-standard wireless basestations addressing GSM/EDGE, WCDMA, LTE and WiMAX standards. The subsystem reference design kit gives radio designers the necessary technical material – reference design board, software, schematic, bill of materials (BOM) and Gerber files – to accelerate the design and development of high-performance radio receivers. The SP16160CH1RB reference design board facilitates evaluation of the IF receive signal path performance under a variety of input conditions. When combined with a low-noise, high-linearity RF front-end and sufficient IF filtering, the reference design enables high sensitivity receivers that exceed the stringent multi-carrier GSM requirements in both normal and blocking conditions. The SP16160CH1RB delivers an IF chain receiver sensitivity of -105 dBm, with a 9 dB carrier-to-noise ratio in a 200 kHz channel, at 192 MHz input IF. The SP16160CH1RB operates from a single 5V supply and includes the dual-channel ADC16DV160 16-bit, 160 mega-samples per second (MSPS) pipeline ADC, dual-channel LMH6517 DVGA, and LMK04031B clock jitter cleaner…

SP16160CH1RB

SP16160CH1RB
(Picture: National Semiconductor)


Related posts:

  1. Inphi Introduces 28G Bit Error Ratio Receiver Reference Design
  2. WiQuest Announces Wireless USB Device Embedded Card Reference Design to Build Complete Wireless USB Solution
  3. Quickfilter Unveils Blue Mojo Wireless Stereo Headset Reference Design
  4. Inphi Announces DDR3 Clock Reference Board Informative Design Webinar
  5. Micro Modular Technologies Unveils MN5515HS GPS Receiver Module, Low Power and Fully Integrated GPS Receiver Module with Increased Signal Sensitivity
Search terms:

lmk04031b clock jitter