OneSpin Announces GapFreeVerification for Formal Verification

By pur, Tuesday, February 19th, 2008
Category: Reference Design

The GapFreeVerification process virtually eliminates one of the main productivity killers in today’s verification approaches. The GapFreeVerification process encapsulates the experience and best practices we accumulated during a decade of collaborating with customers to systematically verify highly complex designs…


Responses are currently closed, but you can trackback from your own site.
« Kontron Announces Three Rugged Versions of CP6923 Gbit Ethernet Switch
ON Announces GreenPoint Reference Design for Power Adapters »

Related posts:

  1. Onespin Creates First Verification Solution for Gap Free RTL Using SystemVerilog Assertions (SVA)
  2. Jasper Design Automation Announces Formal Verification Unleashed at 45th Annual Design Automation Conference (DAC)
  3. Magma Announces Talus QDRC Physical Design Verification
  4. GiDEL Announces PROC_SoC Verification System for SOC, ASIC Designs
  5. Auspy, GiDEL Announce the establishment Partitioning Solution for SoC Verification
Search terms:

formal verification onespin