SEMATECH Announces Speakers for 3D IC Design and Test Workshop

By pur, Thursday, October 23rd, 2008
Category: Education

The SEMATECH workshop, “Design and Test Challenges for 3D ICs,” will be held in conjunction with the IEEE/ACM 2008 International Conference on Computer-Aided Design on November 13 in San Jose, California. The event is co-sponsored by the ACM/SIGDA Physical Design Technical Committee. The objectives of this workshop are to clarify the nature of the design and test challenges for 3D ICs, both near- and long-term, and to assess the state of the industry to support 3D IC design and test…

 advertisement

Related posts:

  1. SEMATECH Announces EUV Source Workshops and Approaching the Optical Limit
  2. Avnet, MathWorks, TI and Xilinx Announce The Launch of 2 day Co-Processing SpeedWay Design Workshop
  3. Avnet Launches SpeedWay Design Workshop Series of STM32 Cortex-M3
  4. Avnet Memec Launches Actel Ultra-Low Power SpeedWay Design Workshop for Battery-Operated and Portable Applications
  5. Numenta Announces Inaugural Numenta HTM Workshop
Search terms:

3d ics, 3d ic