Sumitomo Electric Industries Deploys Altera’s High Performance and High Bandwidth 40-nm Stratix IV GX FPGAs in Advanced Low-Density Parity-Check (LDPC) System

By pur, Tuesday, July 14th, 2009
Category: IC, Chip, SoC, Programmable Logic, Signal Processing

Altera’s high-performance, high-bandwidth Stratix IV GX FPGAs enabled Sumitomo to develop a high-speed measurement system that verifies the forward error correction (FEC) code for high-speed digital signal processing (DSP). Sumitomo’s high-throughput LDPC system features a novel encoding and decoding algorithm capable of improving the signal quality in applications that require highly efficient data transmission, such as image processing, next-generation optical memory, high-definition (HD) digital video broadcasting, mobile broadband communications and optical networking. Altera’s Stratix IV GX FPGA provides cost-effective, single-chip solution that delivers best-in-class performance and data rate speeds, allowing to realize over 100-Gbps performance in LDPC system…


Responses are currently closed, but you can trackback from your own site.
« ZF Micro Introduces EEPC, Open Source Embedded PC Reference Design for Low-Power Industrial Control
Microchip Technology Announces MCP4728 Digital-to-Analog Converter (DAC), the Industry’s First 12-bit Quad DAC to Include Non-Volatile EEPROM »

Related posts:

  1. Altera Announces Stratix IV GT EP4S40G5 and EP4S100G5, Highest Density and Highest System-Bandwidth FPGAs
  2. GateRocket Announces RocketDrive for Altera Stratix IV FPGAs with Highest Density, Highest Performance and Lowest Power
  3. Altera Announces Stratix II FPGAs Selected by EONIC B.V. for SR-5124 Electronic Warfare System
  4. Altera Announces Stratix IV GT and Arria II GX 40-nm FPGAs Expand Industry’s Broadest Portfolio of Transceiver
  5. Altera’s Stratix IV FPGAs Designs into XtremeData Inc.’s Next-Generation dbX Family of Database Appliances
Search terms:

check ldpc system